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The phase-locked loop (PLL) is used as frequency synthesizer in numerous electronic
devices. This thesis presents design and construction of a basic PLL system on sol-
derless breadboard, using discrete components and integrated circuits (ICs). The
circuitry is designed to synthesize a 96-MHz sinusoidal signal, which can be used as
the carrier wave for an FM transmitter. The circuitry includes a 24-MHz crystal
oscillator (XO), a 96-MHz voltage-controlled oscillator (VCO), two frequency di-
viders, a phase detector (PD), and a loop ﬁlter (LF). In addition, a buﬀer ampliﬁer
is placed before each frequency divider for diminishing spurious frequencies. The
XO provides 24-MHz reference frequency while the VCO is tunable between 86 MHz
and 100 MHz. The constructed PLL system is able to lock the VCO frequency to
96 MHz.
In this thesis, fundamental knowledge related to PLL is reviewed, and all building
blocks of the PLL system are studied and analyzed. The challenges on utilizing IC
chips are also discussed. Therefore this work provides a guide and reference for simi-
lar works and future study. For further research, the method of eliminating spurious
frequencies and improving loop stability could be explored deeper to optimize the
PLL performance.
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11. INTRODUCTION
The phase-locked loop (PLL) is a feedback circuitry that can control an oscillator
signal to track a reference signal by locking the phase diﬀerence between these two
signals into a constant. The oscillator is commonly a voltage-controlled oscillator
(VCO), and the phase diﬀerence is detected by a phase detector. [1, p.3]
The PLL was invented in 1930s [2, p.6] and it has been extensively utilized in many
electronic ﬁelds, such as in wireless communication, microprocessor, and navigation.
A PLL system can be found for example, in FM (frequency modulation) radios,
televisions, computers, and cell phones [3, p.269].
The main applications of PLL system are reproduction of signals (as with noise
reduction), modulation and demodulation, plus frequency synthesis. [1, p.3-4] [3,
p.270-271]
A signal usually needs to be modulated before being sent out through a transmitter.
The object of this work is to design and build a PLL circuitry, which can synthesize a
96-MHz carrier frequency for the purpose of frequency modulation. This PLL system
is composed by ﬁve building blocks: a 24-MHz crystal oscillator (XO) which oﬀers
a reference signal, a 96-MHz VCO, two frequency dividers, a phase detector (PD),
and a loop ﬁlter (LF). The whole circuitry is constructed on solderless breadboards
with discrete components, except an IC (integrated circuit) chip CD4070BE used
as PD and three IC chips 74AC74 used as dividers. The 96-MHz output signal can
be used for an FM transmitter.
The PLL plays a preliminary but important role in radio frequency (RF) study. This
thesis reviews the concept and mechanism of the PLL, presents the construction of
each block and records their testing results, therefore providing a guide and reference
for similar works and future study. The thesis also compares and discusses the
applicability of some IC chips for the studied PLL.
This thesis is organized as follows. Chapter 2 introduces the reader to the funda-
mentals of PLL, including the development of PLL, the building blocks of PLL,
and related control theory. Chapter 3 demonstrates the design of every block, also
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presents their constructed circuits and measurement results. Chapter 4 analyzes
some challenges on the phase detector and the frequency divider, presents the re-
sults of whole system, followed by conclusions in Chapter 5.
32. BACKGROUND
In this chapter, ﬁrstly some commonly used units are mentioned in Section 2.1. The
development of phase-locked loop (PLL) is introduced in Section 2.2. Then each
building block is explained separately in Section 2.3. Lastly the control theory of
PLL is demonstrated in Section 2.4.
2.1 Commonly used units
Decibels (dB) are generally used when describing power and gain [4, p.7]. The power
gain is expressed as:
AP jdB = 10 log PL
Pin
; (2.1)
where Pin is the input power and PL is the load power.
The voltage gain (assuming the input impedance equals the load impedance) is
expressed as:
AV jdB = 20 log Vout
Vin
; (2.2)
where Vin is RMS (root mean square) value of input voltage and Vout is RMS value
of output voltage.
A power level is converted into dBm as:
P jdBm = 10 log P jmW
1 mW
; (2.3)
where P jmW is a power value in mW.
The RMS value (or eﬀective value) of voltage Ve across 50-
 load can be converted
into power value as:
P jdBm = 10 log (Ve jV)
2
50 
  10 3 W ; (2.4)
while for a sinusoidal signal, the relationship between Ve and peak-to-peak value
of voltage Vpp is described as:
Vpp = 2
p
2Ve : (2.5)
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2.2 The development of PLL
This section presents the history and classiﬁcation of PLL.
2.2.1 The History of PLL
In 1932, a French engineer named Henri de Bellescize published a paper in the
French periodical L'Onde Electrique, presenting the ﬁrst PLL circuit in the world.
This PLL was built based on two vacuum tubes, for the purpose of receiving signals
synchronously. However, his work failed to attract public attention at that time. [2,
p.6-7]
After about twenty years, the PLL began to be applied as a synthesizer due to
the development of color televisions. The popularity of computers also promoted
the innovation of PLL. Nowadays, PLL has been utilized in a variety of electronic
devices. [2, p.7][5, p.8-9]
2.2.2 The classiﬁcation of PLL
There are primarily four types of PLL at present: linear PLLs (LPLLs), digital PLLs
(DPLLs), all-digital PLLs (ADPLLs), and software PLLs (SPLLs). [2, p.8]
LPLLs are also referred as analog PLLs (APLLs), constructed purely by analog
components. DPLLs have gradually replaced LPLLs, since 1970's, due to their
advantages in system stability. In DPLLs, some parts of the circuitry utilize digital
elements. The third type, ADPLLs do not include any analog components. Finally,
SPLLs are implemented by software and the PLL function is realized based on
programs. [2, p.8]
This work is focusing on DPLLs, hence the following PLLs in this thesis mainly refer
to digital PLLs.
2.3 The building blocks of PLL
A primary block diagram of PLL is depicted in Figure 2.1. It consists of a crystal
oscillator (XO), a voltage-controlled oscillator (VCO), a frequency divider, a phase
detector (PD), and a loop ﬁlter (LF).
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XO PD LF VCO
Divider
!i
!o
N
upd Vctrl !o
Figure 2.1 A block diagram of PLL.
The XO provides a stable reference (angular) frequency !i. During the test, it can
be replaced by other signal generators. The VCO creates a signal at frequency !o,
which could be several times greater than !i. This !o will be divided by N (the
division number) through the divider, such that !i and divided frequency
!o
N
are
close to each other. The PD compares the phase diﬀerence between !i and
!o
N
,
outputting a beat signal of voltage upd. After the LF, the ﬁltered upd becomes Vctrl
that controls the operation of VCO. Eventually, !o will be adjusted to be identical
to N!i due to this negative feedback loop.
Each block is shortly clariﬁed in the following sections.
2.3.1 Crystal oscillators
Oscillator circuits are currently applied in almost every electronic device to oﬀer a
speciﬁc and steady frequency [6]. Figure 2.2 shows the concept of most electronic
oscillators.
Feedback
Figure 2.2 The concept of most electronic oscillators.
Basically, a oscillator can be regarded as a closed-loop circuit that consists of an
ampliﬁer and a feedback network [7, p.12-13]. The feedback part provides positive
feedback and works as a frequency-selective network. It determines the oscillation
frequency. The signal at selected frequency is ampliﬁed by the ampliﬁer, meanwhile
the signals at other undesired frequencies attenuate. Due to the positive feedback,
the wanted signal will be ampliﬁed repeatedly, until its amplitude reaches the limi-
tation and does not increase any more.
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There are two necessary requirements for generating stable sinusoid. Firstly, the
total phase shift of loop equals 360. Usually the ampliﬁer provides 180 phase shift
and the feedback network provides another 180 phase shift. Secondly, the closed-
loop gain must be 1, which means the ampliﬁer gain compensates fully for the signal
attenuation in the feedback path. [4, p.502-506] [7, p.10-13]
According to the components of feedback network, oscillators can be basically di-
vided into RC oscillators, LC oscillators, crystal oscillators, and other oscillators.
The one used in this project is a crystal oscillator.
The crystal oscillator appeared in 1920's [7, p.1]. It is usually used for creating
a reference signal at a precise frequency because it usually has better frequency
stability than an RC or LC oscillator. Figure 2.3 presents a picture of quartz
(SiO2) crystal and its electronic symbol. Both two opposite sides of the thin piece
of quartz are metalized for electrical contact. Because of the piezoelectric eﬀect,
the quartz vibrates in its thickness direction and ﬁnally generates an alternating
current at its resonant frequency. Thinner quartz has higher resonant frequency,
thereby the physical thickness of a quartz restricts its frequency upper limitation.
Commonly, the resonant frequency of a quartz crystal is made from several tens of
kHz to several tens of MHz. [7, p.3]
(a) (b)
Figure 2.3 (a) A quartz crystal and (b) the electronic symbol of quartz crystal.
Lx
Cx Rs
Cp
Figure 2.4 An equivalent circuit of quartz crystal.
As shown in Figure 2.4, an equivalent circuit of quartz crystal includes an inductor
Lx and a capacitor Cx, that make the crystal strongly frequency-selective. There
is also a parallel capacitor Cp representing the parasitic capacitance of the metal
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platings, the package, and the leads. A series resistor Rs representing the mechanical
and electrical losses. Crystal exhibits two diﬀerent resonant frequencies: one is the
series resonant frequency (fs) caused by Lx and Cx, the other is the parallel resonant
frequency (fp) caused by Lx, Cx and Cp. These two frequencies can be calculated
from:
fs =
1
2
p
LxCx
; (2.6)
fp =
1
2
q
Lx
CxCp
Cx+Cp
: (2.7)
Supposing Lx = 4:2 H, Cx = 0:006 pF, Rs = 260 
, Cp = 3:4 pF (values from
[7, p.5]), fs and fp can be obtained as approximately 1.00258 and 1.00346 MHz
respectively, from Equation 2.6 and 2.7. The impedance of this equivalent circuit
Zeq can be calculated from:
Zeq = ( j2fCp) == (j2fLx   j2fCx +Rs) (2.8)
Figure 2.5 The magnitude of Zeq as a function of frequency f (generated by Matlab).
Figure 2.5 plots the magnitude of Zeq as a function of frequency f . The circuit
presents low impedance at its series resonant frequency (1.00258 MHz) and high
impedance at parallel resonant frequency (1.00346 MHz). Crystal oscillators work
at the series resonant frequency. However, according to the connecting ways of
crystal, the oscillator circuits can be divided into series-resonant circuits and parallel-
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resonant circuits. In a series-resonant oscillator, the crystal impedance is low at the
oscillation frequency while in a parallel-resonant oscillator, the crystal impedance is
high at the oscillation frequency. [7, p.9]
Pierce crystal oscillator (see Figure 2.6) has simple structure and good frequency
stability. Consequently, it was selected for this project. Pierce oscillator circuit
was derived from Colpitts oscillator, a parallel-resonant circuit (see Figure 2.7), by
George W. Pierce. [7, p.25-27,45-51]
XTAL
R1
OUT
C1 C2
Figure 2.6 A typical Pierce crystal oscillator circuit.
XTAL
C2
C1
R1
OUT
VCC
R2
Figure 2.7 A simple crystal oscillator with transistor.
In a Pierce crystal oscillator, it is the quartz crystal and two capacitors that form the
feedback network, determine the resonant frequency and provide 180 phase shift.
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2.3.2 Voltage-controlled oscillators
The frequency of a voltage-controlled oscillator (VCO) can be tuned by a input
voltage within a range. It is a necessary part in PLL loop.
A high-frequency VCO circuit for PLL is usually built by adding a varactor diode
into an LC resonant oscillator. Its tunability is realized through the variable ca-
pacitance of varactor diode. It can provide more linear gain over other VCOs. [2,
p.38-42]
Most LC oscillators use the topology called three-point type. The three-point
oscillator contains a transistor and a LC tank. The three terminals of transistor are
connected to three nodes of the LC tank respectively. [8, p.749-750]
According to Razavi [4, p.517], three-point oscillators can be divided into three
diﬀerent groups: with gate (or base) grounded, with drain (or collector) grounded,
and with source (or emitter) grounded, as shown in Figure 2.8.
L
C2
C1
Vb
(a)
L
C1 C2
Vb
(b)
C1
L
C2
(c)
Figure 2.8 The topology of three-point oscillator (using MOSFET), (a) with gate
grounded, (b) with drain grounded, (c) with source grounded.
The Clapp oscillator [9, p.605], which is a common choice for VCO design, has its
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drain (or collector) grounded, as shown in Figure 2.9(a). The tunable oscillator is
obtained by replacing the capacitor C0 with a varactor diode (see Figure 2.9(b)). [9,
p.606-607]
Cb
C1
C2 RL
L
C0
(a)
Cb
C1
C2 RL
L
Cvar
(b)
Figure 2.9 (a) A Clapp oscillator and (b) a Clapp VCO circuit.
The capacitance of a varactor diode Cvar decreases as its reverse-biasing voltage
increases, which can be described as followed:
Cvar = CV 0

1  Vctrl
Vdi
( 1=2)
; (2.9)
where CV 0 is the original capacitance of diode without any applied voltage, Vctrl is
the applied reverse-biasing voltage, and Vdi is the barrier voltage of the pn-junction.
[9, p.307-308]
The resonant frequency !o of clapp VCO in Figure 2.9(b) is calculated from:
!o =
s
1
L

1
Cvar
+
1
C1
+
1
C2

: (2.10)
Thereby, the maximum output frequency !max is calculated from:
!max =
s
1
L

1
Cvar_min
+
1
C1
+
1
C2

; (2.11)
and the minimum output frequency !min is calculated from:
!min =
s
1
L

1
Cvar_max
+
1
C1
+
1
C2

: (2.12)
The !o can be described as a function of input control voltage Vctrl after a locally
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Vmin V0 Vmax
Vctrl
!min
!0
!max
!o
Figure 2.10 The characteristic of VCO output frequency.
linearized approximation, as plotted in Figure 2.10:
!o = KV Vctrl + !min; (2.13)
where KV is the slope of function, called the VCO gain and expressed in rad/s/V:
KV =
!o
Vctrl
 !max   !min
Vmax   Vmin rad=s=V: (2.14)
For typical varactors Vmin can be zero and Vmax several volts or even tens of volts.
The diﬀerence between !max and !min is called the tuning range !V CO:
!V CO = !max   !min; (2.15)
while the angular center frequency !0 is the center point between !max and !min.
In time domain, phase o is obtained by integrating instantaneous angular frequency
!o over time:
o(t) =
Z t
0
!o()d + C: (2.16)
On the other hand, the Laplace transform of integration is division by s [4, p.607].
Therefore, the Laplace domain phase of a VCO is given by:
o =
!o
s
: (2.17)
 o can be written as:
 o =
!o
s
=
KV Vctrl
s
=
KV
s|{z}
VCO gain
 Vctrl: (2.18)
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2.3.3 Frequency dividers
A frequency divider divides an input frequency usually by an integer. There are
analog dividers and digital dividers: analog dividers are targeted at very high fre-
quencies, while digital dividers are commonly used in IC chips. [4, p.655-661]
The ﬂip-ﬂop divider is a digital divider. Flip-ﬂops [10, p.142] are bistable circuits
meaning that it can ﬂip between state 0 (logic low level) and 1 (logic high level)
under the eﬀect of its input signal. Flip-ﬂop dividers have the advantages of simple
structure, low power consumption, and low cost. [10, p.143-145]
The D ﬂip-ﬂop (data ﬂip-ﬂop, or delay ﬂip-ﬂop) is popular for frequency division.
It is an edge triggered ﬂip-ﬂop, which means the stored state will ﬂip at the positive
edge or the negative edge of input clock signal.
D
CLK
Q
Q
Figure 2.11 D ﬂip-ﬂop symbol.
As shown in Figure 2.11, a D ﬂip-ﬂop has two input nodes and two output nodes:
data input D, clock input CLK, output Q and its complement Q. Q and Q are
opposite to each other. A D ﬂip-ﬂop can be made by connecting logic gates in the
way shown in Figure 2.12, using four NAND gates with one NOT gate.
Q
Q
CLK
D
Figure 2.12 A D ﬂip-ﬂop composed by logic gates.
Table 2.1 shows the truth table of a positive edge-triggered D ﬂip-ﬂop. Qn is the
previous state of Qn+1. In brief, the output Q takes the state of data input only
when CLK jumps from low to high. In any other cases, Q and Q remain their
previous value no matter which state D is, because the stored memory is latched. If
the ﬂip-ﬂop is negative triggered, the output values will ﬂip at negative edges. This
edge triggered ﬂip-ﬂops help to reject the interference and reduce the possibility of
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error, because the output will hold its state except the moment of triggering even if
there are interferences at input D.
Table 2.1 The truth table of a positive triggered D ﬂip-ﬂop.
CLK D Qn+1 Qn+1
" 0 0 1
" 1 1 0
#  Qn Qn
0  Qn Qn
1  Qn Qn
Figure 2.13 shows an example sequence diagram of a positive edge-triggered D
ﬂip-ﬂop, designed with Xilinx ISE (a VHDL design tool).
Figure 2.13 An example sequence diagram of a positive edge-triggered D ﬂip-ﬂop.
A by-2 divider can be obtained by connecting the Q of D ﬂip-ﬂop to its D. Figure
2.14 presents a by-2 divider and its corresponding sequence diagram created with
Xilinx ISE.
D
CLK
Q
Qfin fout
(a)
(b)
Figure 2.14 (a) The diagram of a by-2 divider and (b) the sequence diagram of by-2
divider.
Similarly, a by-4 divider can be implemented by cascading two D ﬂip-ﬂop, as depicted
in Figure 2.15(a). The input signal goes into the CLK pin of ﬁrst ﬂip-ﬂop, then its
Q is connected to the CLK of second ﬂip-ﬂop.
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D
CLK
Q
Qfin fout
D
CLK
Q
Q
DFF1 DFF2
(a)
(b)
Figure 2.15 (a) The diagram of a by-4 divider and (b) the sequence diagram of by-4
divider.
From Figure 2.15(b), it can be seen that Q1 changes from its previous state to the
opposite at each positive edge of fin, having a frequency of fin=2. At the same time,
Q2, which is the desirable output signal fout, ﬂips its state at every positive edge of
Q1 (CLK2), having a frequency of Q1=2. Therefore, fout equals a quarter of fin.
Likewise, a divide-by-N circuit can be made up of M D ﬂip-ﬂops while N = 2M .
The gain of the by-N divider is:
Kn =
n
o
=
!o=s
N
!o=s
=
1
N
; (2.19)
where n is the phase of divided signal.
2.3.4 Phase detectors
A phase detector generates an output signal that is proportional to the phase diﬀer-
ence between two input signals. There are several means for realizing the function of
phase detection [2, p.15]. In this section, two types of phase detectors are introduced:
the double-balanced diode mixer and the Exclusive-OR (XOR) gate.
Double-balanced diode mixer
A double-balanced diode mixer contains four end-to-end diodes and two transformers
(see Figure 2.16). In down conversion operation LO (local oscillator) and RF (radio
frequency) are input ports while IF (intermediate frequency) is output port.
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RF
IF
LO
Figure 2.16 A double-balanced diode mixer.
Two input ports are fed with strong enough square waves at same frequency. When
LO signal is positive, the upper two diodes conduct current and lower two diodes are
oﬀ. Therefore, RF signal ﬂows from the upper terminal of its secondary side into IF,
which means the IF reproduce the signal of RF. When LO signal is negative, there
is the opposite situation. The lower two diodes conduct current instead, and RF
signal ﬂows from the lower terminal into IF. In this case, the IF signal is the negative
of RF. Figures 2.17 - 2.21 illustrate how the double-balanced mixer detects two
square waves.
When LO and RF are in phase, the phase diﬀerence between them is 0 (e = 0), the
result of mixer is a square wave with 100% duty cycle, see Figure 2.17.
RF
LO
IF
Figure 2.17 The input and output waveforms of double-balanced diode mixer when e = 0.
When the phase diﬀerence between LO and RF is higher than 0 but lower than =2
(0 < e <

2
), the duty cycle of the output wave is between 100% and 50%, as shown
in Figure 2.18.
When the phase diﬀerence between LO and RF is exactly =2 (e = ), the result
of mixer is a square wave with 50% duty cycle, as shown in Figure 2.19.
When the phase diﬀerence between LO and RF is higher than =2 but lower than 
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RF
LO
IF
e
Figure 2.18 The input and output waveforms of double-balanced diode mixer when 0 <
e <

2 .
RF
LO
IF
e
Figure 2.19 The input and output waveforms of double-balanced diode mixer when e = .
(
2
< e < ), the duty cycle of the output wave is between 50% and 0%, as shown
in Figure 2.20.
When LO and RF are completely out of phase, e = , the result of mixer is a
square wave with 0% duty cycle, as shown in Figure 2.21.
Overall, the output signal upd at IF port is a square wave that has identical frequency
with input signals. The duty cycle of upd is inversely proportional to e:
Duty cycle = (1  e

) 100%: (2.20)
And the average voltage of upd is proportional to the duty cycle:
upd = Vpd Duty cycle; (2.21)
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RF
LO
IF
e
Figure 2.20 The input and output waveforms of double-balanced diode mixer when 2 <
e < .
RF
LO
IF
Figure 2.21 The input and output waveforms of double-balanced diode mixer when e = .
where Vpd is the amplitude of upd.
Therefore, upd can be written as a function of e:
upd = Vpd  (1  e

): (2.22)
The relationship between e and upd is plotted in Figure 2.22. It is a periodical
triangle wave with period of 2. The slope at  
2
is also called the gain of this phase
detector, which is calculated from:
Kd =
 upd
 e
=
Vpd

: (2.23)
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0

2  2  32 2 32 2
upd
e
Vpd
Figure 2.22 The upd as a function of e for double-balanced mixer.
Exclusive-OR gate
The Exclusive-OR (XOR) gate is a simple logic gate, usually represented as shown
in Figure 2.23. According to its truth table shown in Table 2.2, if input A and
B are diﬀerent, the XOR gate generates a logic 1, otherwise the output Q will be
logic 0.
A
B
Q
Figure 2.23 Schematic symbol an XOR gate.
Table 2.2 The truth table of an XOR gate.
A B Q
0 0 0
0 1 1
1 0 1
1 1 0
Figures 2.24 - 2.28 depict the output waveforms of XOR gate when comparing two
square waves of identical frequency. Basically, they are opposite to the results of
double-balanced mixer. [2, p.52-55]
When e = 0, the result of XOR gate is shown in Figure 2.24. The duty cycle of
square wave equals 0%.
When 0 < e <

2
, see Figure 2.25, the duty cycle of the output is lower than 50%.
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A
B
Q
Figure 2.24 The input and output waveform of XOR gate when e = 0.
A
B
Q
e
Figure 2.25 The input and output waveform of XOR gate when 0 < e <

2 .
When e = =2, the result of XOR gate is shown in Figure 2.26. The duty cycle of
square wave is exactly 50%.
When 
2
< e < , see Figure 2.27, the duty cycle of the output is higher than 50%.
When e = , two input signals are completely out of phase, the waveform is shown
in Figure 2.28. The duty cycle of square wave reaches 100%.
The relationship between upd and e can be described as:
upd = Vpd  e

: (2.24)
Figure 2.29 presents the upd as a function of e for XOR gate. Maximum upd is
achieved when input waves are out of phase by , and minimum upd is obtained
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A
B
Q
e
Figure 2.26 The input and output waveform of XOR gate when e = =2.
A
B
Q
e
Figure 2.27 The input and output waveform of XOR gate when 2 < e < .
A
B
Q
Figure 2.28 The input and output waveform of XOR gate when e = .
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0

2  2  32 2 32 2
upd
e
Vpd
Figure 2.29 The upd as a function of e for XOR gate.
when input waves are in phase. The slope at 
2
equals phase detector gain Kd:
Kd =
 upd
 e
=
Vpd

: (2.25)
2.3.5 Loop ﬁlters
The loop ﬁlter (LF) is invariably a low-pass ﬁlter (LPF). It is driven by the phase
detector output upd, allowing frequencies that are lower than the cutoﬀ frequency
pass and ﬁltering out undesired high frequency components. After passing the LPF,
upd becomes the input control voltage of VCO. [2, p.33-34]
The order of a LPF equals the number of poles to its transfer function. Higher-order
LPFs provide better performance in ﬁltering, however on the other hand, lower-order
system could be more stable. For real applications nowadays, second-order LPFs
are mostly used. [2, p.60]
This work utilizes an RC low-pass ﬁlter, which is one of the simplest ﬁrst-order LPFs
[9, p.210]. It consists of a series resistor and a shunt capacitor, as shown in Figure
2.30. The corresponding transfer function can be obtained from:
H(j!) =
Vout
Vin
=
1
j!C
R + 1
j!C
=
1
1 + j!RC
=
1
1 + j!
;
(2.26)
where  = RC is the time constant. The cutoﬀ frequency !c = 1= is deﬁned as the
point where the gain through the ﬁlter drops 3 dB. [11, p.386]
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R
C
IN OUT
Figure 2.30 An RC low-pass ﬁlter.
Therefore the gain of LPF Kf (s) in frequency domain is presented as:
Kf (s) =
1
1 + s
; (2.27)
where s = j!.
2.4 The control theory of PLL and key parameters
The gain of each block has been introduced in previous sections. Therefore, this
closed-loop PLL system can be modeled as shown in Figure 2.31.
Kd Kf Kv
Kn
PD LF VCO
Frequency divider
vo cos(
!o
N
t + o)
vi cos(!i t + i)
vo cos(!o t + o)
upd Vctrl
!i !o
!o
N
Figure 2.31 The modeled PLL loop showing voltages and angular frequencies.
Supposing that the reference signal is a wave with amplitude at vi, angular frequency
at !i and initial phase at i, and the divided VCO output is another signal with
amplitude at vo, angular frequency at
!o
N
and initial phase at o. As explained in
Section 2.3.4, the phase detector compares the instantaneous phase of these two
input signals, generating an AC signal upd of which average voltage is proportional
to the phase diﬀerence e. They can be expressed as:
i = !i t+ i; (2.28)
o
N
=
!o
N
t+ o; (2.29)
e = i   o
N
= (!i   !o
N
) t+ (i   o); (2.30)
upd = Kd e: (2.31)
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After passing LF, upd is ﬁltered and integrated, becoming a DC signal Vctrl, provided
that !i equals !o=N . It tunes the VCO and determines the output frequency !o.
Vctrl = Kf Kd e; (2.32)
!o = KvKf Kd e + !min: (2.33)
If there is a diﬀerence in !i and
!o
N
at the beginning, e would change from 0 to
2 periodically, therefore making Vctrl also beat between Vmax and Vmin. It causes
the !o swing between !max and !min. Meanwhile this variation of !o is fed back
to phase detector, changing e and tuning the VCO again continuously. Eventually
the VCO generates an exactly same frequency as N!i, e becomes a constant, and
the loop achieves locked state at this time.
There are two necessary requirements for locking the loop: !o
N
equals !i and e
reaches a proper constant. During the settlement process, if frequency !o
N
is equal
to !i but e is improper, !o may keep changing. The loop would not be locked until
both two requirements are met. [4, p.604-605]
In this project, e is supposed to equal =2 when PLL is locked, because only at
this time the control voltage Vctrl reaches the center point, making the VCO create
its center frequency, which is about 96 MHz.
As ﬁnal constant e is independent of the initial phases i and o, it can be assumed
that both i and o are equal to 0, so that the reference signal becomes vi cos(i)
while the VCO output becomes vo cos(o). The loop block diagram is then modiﬁed
as shown in Figure 2.32.
Kd Kf Kv=s
Kn
PD LF VCO
Frequency divider
vo cos(
o
N
)
vi cos(i)
vo cos(o)
upd Vctrl
i o
o
N
Figure 2.32 The modeled PLL loop focused on phases.
Hence, the output phase of VCO is obtained as:
o =
Kv
s
Kf Kd (i  Kn o); (2.34)
2.4. The control theory of PLL and key parameters 24
and the closed-loop transfer function is given by:
H(s) =
o
i
=
KdKf Kv
s+KnKdKf Kv
; (2.35)
where the gains of the phase detector, the ﬁlter, the VCO and the divider are:
Kd =
V

V=rad; (2.36)
Kf =
1
1 + s
; (2.37)
Kv =
!
V
rad=s=V; (2.38)
Kn =
1
N
: (2.39)
When the loop is locked, the divided frequency tracks the reference frequency, that
is to say:
d i
d t
=
dKn o
d t
: (2.40)
In order to analyze the stability of this system, the poles of closed-loop can be found
from:
s+KnKdKf Kv = 0
) s =  
1
1+s
KdKv
N
=   1
2

s
1
2
2
  KdKv
 N
rad=s:
(2.41)
According to the Nyquist stability criterion, the loop is unstable if the number of
poles located in the right-half complex plane is not equal to zero.
The order number of a PLL equals the order number of the loop ﬁlter plus 1. This
work applies simple ﬁrst-order loop ﬁlter, hence it is a second-order PLL system,
which is to say, the loop has two poles: one from LPF and the other one from VCO.
Both two poles are supposed to be in the left-half plane.
The corresponding natural frequency !n and damping factor  are obtained from:
!n =
r
KdKv !c
N
rad=s; (2.42)
 =
!c
2!n
: (2.43)
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Normally,  is selected to be between 1=
p
2 and 1, to avoid damped or over-damped
problems. [4, p.608]
Lock range !cr (also known as capture range) and locking time tL (also known as
settling time) are important parameters for analyzing this kind of traditional PLL
system. The lock range means the loop is able to get locked rapidly within this
frequency range. The lock time refers to the time that system needs to achieve
locked state. [2, p.70-72]
Values of !cr and tL are calculated from [2, p.101]:
!cr =
p
N KdKv !c rad=s; (2.44)
tL  2
!n
s: (2.45)
26
3. BLOCK DESIGN, CONSTRUCTION AND
TESTING
Figure 3.1 shows the block diagram of this project. A 24-MHz sine-wave from crystal
oscillator (XO) is divided by 4, while the output signal of 96-MHz voltage-controlled
oscillator (VCO) is divided by 16. Two divided frequencies are compared by phase
detector (PD), generating a signal that is proportional to the phase diﬀerence. This
signal is then ﬁltered by low-pass ﬁlter (LPF) and becomes the input control voltage
of VCO.
4
16
24-MHz XO
Divider
XOR-Gate PD
LPF
96-MHz VCO
RF Output
Divider
Figure 3.1 The block diagram of PLL system for this project.
The detailed design, construction and testing for each block are discussed in this
chapter. The information on measurement setups can be found in Appendix.
3.1 Crystal oscillator design, construction and testing
A 24-MHz quartz crystal oscillator circuit is chosen for providing a stable reference
signal at around 24 MHz. The circuit (see Figure 3.2) is designed based on Pierce
oscillator (see Figure 2.6 in Section 2.3.1). An NPN-type bipolar junction transistor
KSP10 works as the inverting ampliﬁer, providing 180 phase shift. A 24-MHz
quartz and capacitors C1 and C2 work as the feedback network, providing another
180 phase shift. Potentiometer Rb and resistor Rc are used for transistor biasing.
Capacitor Cb is used for DC block.
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XTAL C2
33 pF
C1
27 pF
Cb
120 pF
Rc
220 

Rb1
16:4 k

Rb2
3:6 k

Output
VCC
KSP10
Figure 3.2 The designed 24-MHz crystal oscillator circuit.
The Pierce oscillator can work either at or slightly beyond the series resonant fre-
quency of quartz crystal. Decreasing the value of C1 and C2 makes the operating
frequency approach resonant frequency [12, p.249], and helps to improve the output
power of oscillator. However, there is a lower bound for capacitors' value. The cir-
cuit does not oscillate any more if the value of capacitors are lower than this bound.
[13, p.90]
Hence, the value of C1 and C2 must be selected carefully. Basically, their initial
values can be calculated from an empirical formula [12, p.250]:
C1 = C2 =
2000 10 12
1 + 10 6f
F; (3.1)
where f is the desired operating frequency in Hz. After trying and comparing
diﬀerent combinations of C1 and C2, the most proper group (C1 =27 pF, C2 =33
pF) is determined to be used for this oscillator.
By redrawing the circuit above, the ﬁnal oscillator can be obtained as shown in
Figure 3.3.
The constructed circuit shown in Figure 3.4 is tested under 6-V battery pack. The
output signal observed through oscilloscope and spectrum analyzer are presented in
Figure 3.5. The corresponding parameters are measured as shown in Table 3.1.
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C1
27 pF
Rb1
16:4 k

Rb2
3:6 k

C2
33 pF
Rc
220 

XTAL
Cb
120 pF
Output
VCC
KSP10
Figure 3.3 The redrawn crystal oscillator circuit.
Figure 3.4 The constructed 24-MHz crystal oscillator circuit.
(a) (b)
Figure 3.5 (a) The output signal of XO observed through oscilloscope and (b) observed
through spectrum analyzer.
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Table 3.1 Measured parameters of 24-MHz crystal oscillator circuit.
Parameter Value
f (Frequency) 24.04 MHz
Vpp across open circuit 6.375 V
Vpp across 50-
 load 1.72 V
Current consumption 11.24 mA
3.2 Voltage-controlled oscillator design, construction and test-
ing
The VCO circuit (drawn in Figure 3.6) is designed based on Clapp VCO (see
Figure 2.9(b) in Section 2.3.2). The increase of input control voltage Vctrl will cause
a linear decrease of varactor capacitance, thereby result in the growth of output
frequency.
R1
12 k

R2
100 

Cvar
R3
1 k

Vctrl
Output
VCC
KSP10
316 nH
L
330 pF
Cb1
5.6 pF
C2
15 pF
C1 33 nF
Cb3
Cb2
2.2 nF
Figure 3.6 The designed 96-MHz VCO circuit.
A varactor BYV26C is used as the variable capacitor Cvar, in series with an air-
wound coil inductor L. Resistors R1 and R2 are used for biasing, while R3 is used
for limiting current. Capacitors Cb1, Cb2, and Cb3 are used as DC blocks, C1 and C2
help to construct the frequency selective network. The transistor KSP10 is selected
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again as ampliﬁer.
To determine the value of capacitors and inductor, it is required to decide the
minimum output frequency !min and maximum output frequency !max at ﬁrst. In
this case the desired center frequency is 96 MHz, which is to say, the ideal VCO
circuit is supposed to generate a signal at frequency between 86 MHz and 106MHz
if the bandwidth could reach 20 MHz.
BYV26C is a diode with glass passivated junction, its reverse voltage can reach 600
V [14, p.1]. The capacitance of diode changes from approximately 36 pF to 15 pF
when reverse voltage increases from 0 to 6 V, as shown in Figure 3.7 [14, p.3].
Figure 3.7 The diode capacitance of BYV26C as a function of its reverse voltage.
For stable oscillation, C1 and C2 should be much larger than Cvar. However, in
practice the output power optimization requires low values for C1 and C2. Like in
crystal oscillator design, they need to be adjusted according to the practical circuit.
[9, p.606-607]
Figure 3.8 An air-wound coil.
Air-wound coil inductors are widely used at frequencies between 10 MHz and 1 GHz
[15, p.217-218]. It can be made from wounding a wire, as shown in Figure 3.8. The
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value of coil inductor L can be computed from Equation 2.11 and 2.12 (see Section
2.3.2), when capacitors are known. Then the inductor size can be decided based on
the Wheeler Equation 3.2 [15, p.218].
L =
B2n2
0:45B + A
; (3.2)
where L is the inductance of coil in nH, B is the average diameter of coil in mm, n
is the number of turns, A is the length of coil in mm. For the coil inductor applied
in this work, A = 11, B = 10, n = 7, so the calculated L equals 316 nH.
However, an air-wound coil also has parasitic capacitance as other types of inductors,
which is supposed to be taken into consideration. As discussed in [15, p.219], the
distributed capacitance C in pF per turn is calculated from:
C  Be
11:45 cosh 1 s
d
; (3.3)
where e is the eﬀective dielectric constant between turns, s is the spacing between
turns at wire centers in mm, and d is the diameter of wire in mm. For the inductor
in this work, s = 2:2, d = 0:7, e  8:85  1012 F/m. The calculated capacitance
per turn is about 0.09 pF.
Nevertheless, the total parasitic capacitance is not simply the series of each C be-
cause of the existing of coupling among nonadjacent turns [15, p.219]. Consequently,
it is hard to obtain an accurate real parasitic capacitance. This parasitic capacitance
will result in the decrease of VCO output frequency !o. For this reason, the values
of C1 and C2 may have to be tuned in the actual circuit. In the end, C1 was 15 pF
and C2 was 5.6 pF.
The constructed 96-MHz VCO circuit shown in Figure 3.9 is powered from a 5-V
DC power supply. The output frequency fo is recorded when input control voltage
Vctrl ranges from 0 to 6V, as depicted in Figure 3.10. Recorded results are listed in
Appendix, and the characteristic is plotted in Figure 3.11.
This VCO is tunable between 86 MHz and 100 MHz with maximum 6-V Vctrl. In
addition, the gain of VCO (Kv) slightly decreases during the growth of Vctrl. The
desired center frequency 96 MHz is obtained with 2.7-V Vctrl (see Figure 3.12).
Figure 3.13 presents a clean output waveform observed through oscilloscope. The
measured parameters are listed in Table 3.2.
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Figure 3.9 The constructed 96-MHz VCO circuit.
VCO
500-MHz Oscilloscope
HP 54615B
Spectrum analyzer
HP 8594E
030 V DC
Power supply
TL 3035
Figure 3.10 Measurement setup for VCO test.
Figure 3.11 The output frequency of the VCO (fo) as a function of input control voltage
(Vctrl).
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Figure 3.12 The VCO output measured by spectrum analyzer with 2.7-V Vctrl.
Figure 3.13 The output waveform of 96-MHz VCO circuit observed through oscilloscope.
The average VCO gain Kv is computed from:
Kv =
!
V
=
2  14 MHz
6V
= 2  2:33 MHz=V: (3.4)
The maximum Kv is obtained from:
Kvj00:5V = !
V
=
2  4:25 MHz
0:5V
= 2  8:5 MHz=V: (3.5)
The Kv around center point is obtained from:
Kvj2:53V = !
V
=
2  0:85 MHz
0:5V
= 2  1:7 MHz=V: (3.6)
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Table 3.2 Measured parameters of 96-MHz VCO circuit.
Parameter Value
!min 286 MHz
!max 2100 MHz
Vpp across open circuit 1.812 V
Vpp across 50-
 load 1.11 V
Current consumption 13 mA
3.3 Frequency divider design, construction and testing
74AC74 is an IC chip that integrates two D-type positive edge-triggered ﬂip-ﬂops.
As shown in Figure 3.14, it has 14 pins in total, containing two data inputs D1,
D2, two clock pulse inputs CP1, CP2, four outputs Q1, Q1, Q2, Q2, two direct clear
inputs CD1, CD2 and two direct set inputs SD1, SD2, which enable the chip. Table
3.3 presents its truth table. The clear and set inputs are connected to logic high
during the test. [16]
Figure 3.14 The pin diagram of 74AC74.
As mentioned in Section 2.3.3, a divide-by-2N circuit can be realized by cascading N
D ﬂip-ﬂops. In this work, two 74AC74 ICs are cascaded to divide VCO output by
16 while another 74AC74 is used to divide XO output by 4. Figures 3.15 and 3.16
present the connection diagrams. R1 and R2 are used to ensure that the DC level
of input signals equals the center point of supply voltage, otherwise the IC may be
unable to work.
The maximum clock frequency of 74AC74 under 5-V power supply is expected to
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Table 3.3 The truth table of 74AC74.
SD CD CP D Qn+1 Qn+1
L H   H L
H L   L H
L L   H H
H H " H H L
H H " L L H
H H L  Qn Qn
R1
10 k

R2
10 k

VCC
OUT
IN
1 2 3 4 5 6 7
891011121314
Figure 3.15 The connection diagram of by-4 divider.
reach 125 MHz [16]. When powered by 5-V DC voltage, a by-4 divider is able
to handle input frequencies from about 930 kHz to 125 MHz, except 1213 MHz.
According to the test results, the recommended input power of clock signal for
driving the divider is above 12 dBm (approximately 2.5-V peak-to-peak). The chip
can handle most clock frequencies lower than 125 MHz with such amplitude. Higher
input power would be required if clock frequency approaches the limitation. In
addition, the measured current consumption of one IC is 11.5 mA.
It is noticeable that all input signals in previous tests are sinusoidal waves. The
divider would present better performance, for instance, covering greater frequency
range and requiring lower input power when it is fed by a clean square wave, because
square wave spends shorter time to transit from logic low to high.
The constructed divide-by-4 and divide-by-16 circuits shown in Figure 3.17 are
tested under 6-V battery pack. The upper left pin is connected to power supply
and lower right pin is connected to ground for all chips. In by-16 divider, two 10-nF
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R1
10 k

R2
10 k

VCC
OUT
IN
1 2 3 4 5 6 7
891011121314
1 2 3 4 5 6 7
891011121314
Figure 3.16 The connection diagram of by-16 divider.
capacitors are placed between power supply pin and ground pin for ﬁltering.
(a) (b)
Figure 3.17 (a) The constructed by-4 divider for XO and (b) the constructed by-16 divider
for VCO.
As presented in Figure 3.18, both the divided XO output and VCO output have
correct frequency, though containing high-frequency harmonies.
3.4 Phase detector design, construction and testing
The phase detector plays a vital role in PLL circuits. As mentioned in Section 2.3.4,
there are several options for realizing phase detection. In this project, both double-
balanced mixer and Exclusive-OR (XOR) gate have been tested, and the XOR gate
is selected in the end. The detailed comparison will be discussed in Chapter 4. In
brief, the average voltage of double-balanced mixer output signal has limited range,
while the XOR gate has the drawback of frequency limitation.
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(a) (b)
Figure 3.18 (a) Divided XO signal and (b) divided VCO signal.
The simulation of detecting two diﬀerent frequencies by XOR gate is done with
Multisim. The schematic is shown in Figure 3.19 and a part of waveforms is
presented in Figure 3.20. The XOR gate compares a 100-Hz square wave and a
90-Hz square wave, which are indicated by green and light blue waves respectively
in the ﬁgure. The red wave represents the output of XOR gate before RC low-pass
ﬁlter while the dark blue wave represents the ﬁltered output. It is obvious that the
red one is a periodical signal of which frequency equals the diﬀerence between two
inputs (10 Hz). In addition, the duty cycle of square wave changes regularly from
0% to 100% then back to 0%, causing the instantaneous voltage of ﬁltered signal
beat between maximum and minimum slowly.
5V 5V
1 k

5FXOR
OUT
100Hz 90Hz
Figure 3.19 The schematic for phase detector testing.
The ﬁnal design for this project is to detect two 6-MHz input signals using a chip
CD4070BE. CD4070 Series (manufactured by Texas Instruments) are cheap and
usual CMOS IC chips. The package of CD4070BE is PDIP, suitable for breadboard.
As shown in Figure 3.21(a), it has 14 pins, contains 4 XOR gates in total. However,
only one XOR gate is used in this project.
The IC is connected as presented in Figure 3.21(b). The capacitors are used for
ﬁltering and resistors help maintain a proper DC level. Pin 14 and pin 7 are con-
nected to VCC and GND respectively. Pin 5 and pin 6 are connected to input while
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Figure 3.20 The input and output waveform of phase detector.
pin 4 is the output. Other pins are not connected. [17]
The constructed phase detector shown in Figure 3.22 is powered by 6-V DC power
supply. The upper left pin is connected to supply voltage and lower right pin is
connected to ground. A 4.7-F capacitor is placed between these two pins for
ﬁltering.
The output waveform of detecting two signals of 6 MHz is shown in Figure 3.23. It
appears as a sine-wave more than square wave at around 6 MHz.
For comparison, much lower frequencies are detected. Figure 3.24 shows the output
waveform of detecting two signals of 10 kHz, it is approaching a square wave. It can
be concluded that the transition and propagation delay of internal circuitry may
inﬂuence the performance of IC, determine the upper limitation of its operating
frequency as well.
The gain Kd is measured by means of changing the phase diﬀerence e and record-
ing the corresponding average output voltage upd, as shown in Figure 3.25. Two
input waves are obtained by splitting a signal from function generator to ensure the
frequencies are identical. Diﬀerent electrical lengths of the cable results in diﬀerent
phase, so e can be modiﬁed by changing the length of cable or changing the source
frequency. The output waveform of detecting two square waves at about 4.8 MHz
are presented in Table 3.4. The reason why 6-MHz signals were not used but 4.8-
MHz signals, instead, was a 50-m long cable provides around 90 phase diﬀerence
at 4.8 MHz.
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(a)
C1
8.2 nF
C2
8.2 nF
R3
100 k

R4
100 k

R1
100 k

R2
100 k

VCC
OUT
IN1
IN2
1 2 3 4 5 6 7
891011121314
(b)
Figure 3.21 (a) The pinouts of CD4070BE and (b) the connection way of CD4070BE in
this project.
Figure 3.22 The constructed phase detector.
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Figure 3.23 The output waveform of detecting two signals of 6 MHz (seconds/division
50 ns, volts/division 2 V).
Figure 3.24 The output waveform of detecting two signals of 10 kHz (seconds/division
50 s, volts/division 2 V).
Phase
detector
NI VirtualBench
Function generator
40-MHz Oscilloscope
KENWOOD CS-5135
Figure 3.25 Measurement setup for measuring Kd.
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Table 3.4 The result of detecting two 4.8-MHz square waves.
e (in Degrees) upd (in Volts)
87 1.8
88 2.4
Therefore Kd is computed from:
Kd =
 upd
 e
V=rad
=
2:4  1:8
88  87 
180

V=rad
 34 V=rad
(3.7)
During the test, it is also found that the amplitude of input signals should keep the
same level with supply voltage, otherwise the IC will work improperly. The measured
current consumption of CD4070BE is about 9 mA under 6-V power supply.
3.5 Loop ﬁlter design, construction and testing
The simple ﬁrst-order RC low-pass ﬁlter (LPF) is selected for this work to ﬁlter
unwanted high-frequency components and let low frequency pass.
100

10 nF
IN OUT
Figure 3.26 The RC low-pass ﬁlter.
The resistor R and capacitor C may be changed according to the practical circuitry
to achieve a best performance for PLL loop. The ﬁnal decided components for this
ﬁlter are a 100-
 resistor and a 10-nF capacitor.
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The cutoﬀ frequency !c of designed LPF in Figure 3.26 and its gain are given by:
!c =
1
RC
rad=s = 1 MHz; (3.8)
fc =
1
2RC
Hz  159 kHz; (3.9)
Kf =
1
1 + s  10 6 : (3.10)
The constructed LPF is presents in Figure 3.27(a), the resistor is placed between
output of phase detector and a shunt capacitor. The waveform shown in Figure
3.23 is transformed to a 2.1-V DC signal shown in Figure 3.27(b) after passing the
LPF.
(a) (b)
Figure 3.27 (a) The constructed LPF circuit and (b) the output waveform of LPF (volt-
s/division 500 mV, lowest line as ground level).
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4. RESULTS AND ANALYSIS
This chapter discusses the challenges encountered during this work and correspond-
ing solutions to them, and presents the measurement results. Sections 4.1 and 4.2
provide the analysis on the phase detector and the frequency divider, respectively.
Section 4.3 shows the results of whole system. The information on measurement
setups is presented in Appendix.
4.1 Analysis of the phase detector
The initial idea is to divide the VCO output by 4, obtaining a frequency which
is tunable between around 21.5 MHz and 25 MHz. The XOR gate phase detector
is expected to compare this divided signal directly with 24-MHz XO output. As
shown in Figures 2.24 - 2.28, XOR gate is supposed to generate a square wave
of which duty cycle changes between 0% and 100%. However, the IC CD4070BE
has a drawback of insuﬃcient operation speed. Even though its datasheet does not
present the information related to its maximum operating frequency, the parameters
of transition time and propagation delay time can be found, as presented in Table
4.1 [17, p.5].
Table 4.1 Transition time and propagation delay time of CD4070BE.
Parameter VDD(V) Typical Maximum Units
5 100 200 ns
tTHL, tTLH 10 50 100 ns
15 40 80 ns
5 140 280 ns
tPHL, tPLH 10 65 130 ns
15 50 100 ns
VDD is the supply voltage of IC, tTHL and tTLH represent the required time that
output signal transits between logic high and low, tPHL and tPLH represent the
4.1. Analysis of the phase detector 44
required time that the signal propagates from input to output. Besides, input tr
and tf represent the time that input signal changes between logic high and low.
They are speciﬁed to be 20 ns. Basically the propagation delay time tPHL and tPLH
are not taken into consideration, because it does not aﬀect the shape of output
waveform. Supposing the output signal falls down as soon as it rises up, becoming
a triangle wave. The output frequency under 5-V supply voltage is:
f = 1=T = 1=200 ns = 5 MHz; (4.1)
based on typical value of transition time. The upper limitation frequency would
fall down to 2.5 MHz if transition time reaches its maximum. This frequency can
be improved with higher supply voltage. However, it may not exceed 10 MHz even
under 10-V supply voltage. Obviously, it is impossible to handle 24-MHz signal for
this XOR gate.
Therefore, an IC named SA602A is considered for replacing XOR gate. It integrates
a double-balanced mixer and some parts of a crystal oscillator, as shown in Figure
4.1 [18, p.2]. The double-balanced mixer creates similar results as XOR gate, see
Figure 2.17 - 2.21. The input frequency of this mixer could reach 500-MHz [18,
p.8]. In addition, the entire circuitry is simpliﬁed due to the integration of this chip.
Figure 4.1 The diagram of SA602A.
In order to test this mixer, the IC is connected as shown in Figure 4.2, and powered
by 5-V DC voltage supply. Two input sinusoidal signals at 1 MHz are fed from
separate signal generators.
The output signal observed through oscillator presents a slowly changing waveform
when two input frequencies are pretty close to each other. Figure 4.3 shows some
states of the output. The problem is that the average voltage of output is limited
between about 0.8 V and 2.8V, consequently causing the decreasing of VCO tuning
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10 nF
VCC
OUTIN1
IN2
1 2 3 4
5678
(a) (b)
Figure 4.2 (a) The connection way of SA602A for testing, and (b) the constructed circuit
of SA602A for testing.
range. This result is independent on either supply voltage or input amplitude.
Figure 4.3 The output waveforms of SA602A when detecting two 1-MHz signals (volts/-
division 0.5 V, seconds/division 0.5 s, lowest line as ground level).
Another idea is to keep using CD4070BE, but adding additional frequency dividers
to scale both XO frequency and VCO frequency down to 6 MHz.
Two 1-MHz sinusoidal waves are fed from signal generators into CD4070BE for
testing. As presented in Figure 4.4, the duty cycle slowly changes from 0 to 100%
then back to 0, therefore the average output voltage is changeable between 0 V and
around 7V under 7-V supply voltage.
However, since 6-MHz is close to upper limitation frequency of chip, the performance
is not as good as at lower frequency. As can be seen from Figure 3.23 and 3.24,
when duty cycle is around 50%, the output waveform at 10 kHz looks more like
a square wave than at 6 MHz. The reason is that the frequency of 6 MHz is too
high to allow the output maintain logic high or low for longer time. The slope at
point of e = =2 gets steeper, and correspondingly, Kd is increased, as plotted in
Figure 4.5. Nonetheless, it is not wise to add more frequency dividers because more
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Figure 4.4 The output waveforms of CD4070BE when detecting two 1-MHz signals (volt-
s/division 2 V, seconds/division 1 s, lowest line as ground level).
spurious frequencies will be introduced.
0

2  2  32 2 32 2
upd
e
umax
Figure 4.5 The average voltage upd as a function of phase error e for CD4070BE.
Either CD4070BE or SA602A has drawback for this PLL system. Although the
CD4070BE is decided to be applied as ﬁnal design in this work, it cannot be recom-
mended for frequency detection above 2.5 MHz.
4.2 Analysis of the frequency divider
When the VCO block was connected with divide-by-16 circuit, it was found that the
divider brought VCO output signal spurious frequencies, as shown in Figure 4.6.
Similar problem happened with the by-4 divider. The spectrum of crystal oscillator
output had single frequency component, while additional spurious components were
introduced after being connected with divide-by-4 circuit, see Figure 4.7.
Several ways has been tried for the purpose of solving this problem. For example,
each block was enclosed by foils for preventing electromagnet interference. However
it was proved to be useless for eliminating the noise. Finally, these spurious signals
were suppressed by means of putting cascaded simple ampliﬁers as buﬀers at the
forward path of dividers. This method prohibits signals leak from dividers back to
previous circuit. The design of buﬀer circuits are presented in Figure 4.8 while the
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(a) (b)
Figure 4.6 (a) The spectrum of VCO output when VCO works independently and (b) the
spectrum of VCO output when VCO works with divide-by-16 circuit.
(a) (b)
Figure 4.7 (a) The spectrum of XO output when XO works independently and (b) the
spectrum of XO output when XO works with divide-by-4 circuit.
constructed circuits are shown in Figure 4.9. In VCO's buﬀer, the series connected
2.2-H inductor, 330-pF capacitor and 100-
 resistor are placed before the output
port, in order to stabilize the operation of its previous transistor.
The XO output presents better frequency spectrum after adding the buﬀer circuit,
as shown in Figure 4.10. The maximum of spurious decreases from -25 dBm (about
0.036 V Vpp) to -48 dBm (about 0.003 V Vpp).
Similarly, Figure 4.11 compares the output spectrum of VCO when it works without
and with the buﬀer circuit. The maximum of spurious decreases from -7.65 dBm
(about 0.262 V Vpp) to -46 dBm (about 0.003 V Vpp).
Both XO and VCO output signals are ampliﬁed after passing their buﬀer circuits,
as presented in Figure 4.12.
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13.3 k

2.2 H
8.2 k
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2.2 H
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KSP10
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OUT
KSP10
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(b)
Figure 4.8 (a) The buﬀer circuit for XO and (b) the buﬀer circuit for VCO.
(a) (b)
Figure 4.9 (a) The XO with its buﬀer and (b) the VCO with its buﬀer.
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(a) (b)
Figure 4.10 (a) The spectrum of XO working without buﬀer and (b) the spectrum of XO
working with buﬀer.
(a) (b)
Figure 4.11 (a) The spectrum of VCO when working without buﬀer and (b) the spectrum
of VCO when working with buﬀer.
(a) (b)
Figure 4.12 (a) The ampliﬁed XO output and (b) the ampliﬁed VCO output.
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4.3 Measurement results
The complete PLL system is obtained by combining all building blocks, as presented
in Figure 4.13.
24 MHz
XO
Buﬀer 4
Divide-by-4
Kd
PD
Kf
LF
Kv
VCO
BuﬀerKn
Divide-by-16
Output
96 MHz
Figure 4.13 The block diagram of whole PLL system.
In order to avoid interference between high-frequency signals, each building block is
constructed and tested on separate breadboard, powered by diﬀerent voltage sources,
and connected through wires or coaxial cables, as shown in Figure 4.14.
Figure 4.14 The completed PLL circuitry.
The spectrum of VCO output at locked state is shown in Figure 4.15. The frequency
is locked to 96.0035 MHz.
4.3. Measurement results 51
(a) (b)
Figure 4.15 The spectrum of VCO output at locked state: (a) with 150-MHz span and
(b) with 100-kHz span.
The gain of each block are listed as:
Kd = 34 V=rad (4.2)
Kf =
1
1 + s  10 6 (4.3)
Kv = 2  8:5 MHz=V (4.4)
Kn = 1=16 (4.5)
To determine the stability of loop, poles are calculated from:
s =   1
2 10 6 
s
1
2 10 6
2
  KdKvKn
10 6
rad=s
 ( 0:5  j10:7) 106 rad=s
(4.6)
Two poles are located in left-half complex plane, hence the loop is stable.
The calculated natural frequency !n and damping factor  are:
!n =
r
KdKvKn
10 6
rad=s  10:71 106 rad=s; (4.7)
fn  1:7 MHz; (4.8)
 =
!c
2!n
 0:047: (4.9)
The damping factor  is a tiny value, therefore there is a high possibility that the
system is under-damped, which would cause the overshoot problem and the risk of
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instability. The best way to improve damping factor in this case could be decrease
the phase detector gain Kd.
The approximate values for lock range !cr (also known as capture range) and locking
time tL (also known as settling time) are:
!cr =
s
KdKv  106
Kn
rad=s  171:4 106 rad=s; (4.10)
fcr =
!cr
2
= 27:28 MHz; (4.11)
tL  2
!n
s  0:587 s: (4.12)
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5. CONCLUSIONS
A PLL system was designed and built on breadboard in this work, for the purpose
of synthesizing a stable carrier wave at 96 MHz. The system contains ﬁve building
blocks: a 24-MHz crystal oscillator (XO), a 96-MHz voltage-controlled oscillator
(VCO), two frequency dividers, a phase detector (PD), and a loop ﬁlter (LF). The
XO oﬀers a 24-MHz sine-wave as the reference signal. The VCO output frequency
can be tuned from 86 MHz to 100 MHz. The XO frequency is divided by 4 into 6
MHz, meanwhile the VCO frequency is divided by 16. The divided VCO frequency
varies accordingly between 5.375 MHz and 6.25 MHz. Two divided frequencies
are compared by a phase detector, creating a signal that is proportional to phase
diﬀerence of these two input signals. After ﬁltered by low-pass ﬁlter, the output of
phase detector becomes the input control voltage of VCO. The VCO frequency is
tuned to be more and more close to quadruple frequency of XO, eventually locking
exactly to 96 MHz.
During the lab work, some problems of applying IC chips are discovered and studied.
Their solutions are also presented. Additional dividers are used to decrease the in-
put frequency of phase detector CD4070BE, to compensate its insuﬃcient operation
speed. However, this XOR gate IC is problematic for frequencies above 2.5 MHz.
On the other hand, the divider 74AC74 introduces a large amount of spurious to
its previous circuit. The buﬀer circuit which is composed by two cascaded ampli-
ﬁers is placed at the forward path of frequency divider, in order to limit spurious
frequencies.
The constructed loop circuitry can lock to 96 MHz as expected, though there exists
a possibility of overshoot. For further research, the method of eliminating spurious
frequencies could be explored deeper to improve the practical results. Other divider
IC chips could be applied instead of 74AC74, for example, a prescaler SAB6456 can
divide a frequency by 256. It provides a larger division number than a 74AC74, and
is more compact so that it saves space. It also generates purer output waveform.
Besides, other phase detectors with higher operation speed could be implemented in-
stead of CD4070BE, to decrease the gain of phase detector, consequently improving
the stability of system and preventing under-damped problem.
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APPENDIX A. MEASUREMENT SETUPS
The information on measurement setups are presented as follow.
For Figures 3.5, 3.18: measurement setup type A is applied.
DUT
500-MHz Oscilloscope
HP 54615B
Spectrum analyzer
HP 8594E
Figure A.1 Measurement setup type A.
For Figures 3.23, 4.3, 4.4 : measurement setup type B is applied.
Phase
detector
40-MHz Oscilloscope
KENWOOD CS-5135
Digital signal generator
HP ESG-D3000A
Digital signal generator
HP 8648C
NI VirtualBench
Mixed signal oscilloscope
Figure A.2 Measurement setup type B.
For Figure 3.24, : measurement setup type C is applied.
For Figure 3.27(b) : measurement setup type D is applied.
For Figures 4.6, 4.7, : measurement setup type E is applied.
For Figures 4.10, 4.11, 4.12: measurement setup type F is applied.
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Phase
detector
500-MHz Oscilloscope
HP 54615B
Digital signal generator
HP ESG-D3000A
Digital signal generator
HP 8648C
NI VirtualBench
Mixed signal oscilloscope
Figure A.3 Measurement setup type C.
DUT
40-MHz Oscilloscope
KENWOOD CS-5135
Spectrum analyzer
HP 8594E
Figure A.4 Measurement setup type D.
XO/
VCO
Divider
500-MHz Oscilloscope
HP 54615B
Spectrum analyzer
HP 8594E
Figure A.5 Measurement setup type E.
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Buﬀer Divider
500-MHz Oscilloscope
HP 54615B
Spectrum analyzer
HP 8594E
Figure A.6 Measurement setup type F.
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APPENDIX B. VCO TUNING RANGE
Table 1 The measured tuning range of 96-MHz VCO circuit.
Vctrl (V) fo (MHz)
0 86
0.1 87.5
0.2 88.3
0.3 89.05
0.4 89.75
0.5 90.25
0.6 90.65
0.7 91.05
0.8 91.45
0.9 91.8
1.0 92.2
1.1 92.5
1.2 92.8
1.3 93.05
1.4 93.35
1.5 93.6
1.6 93.8
1.7 94.0
1.8 94.25
1.9 94.45
2.0 94.7
2.5 95.6
2.7 96.0
3.0 96.45
3.5 97.2
4.0 97.8
4.5 98.45
5.0 99.0
5.5 99.5
6.0 100
